

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
4 January 2001 (04.01.2001)

PCT

(10) International Publication Number
WO 01/01650 A1

- (51) International Patent Classification⁷: H04L 27/38 (81) Designated States (*national*): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (21) International Application Number: PCT/US00/18103 (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
- (22) International Filing Date: 30 June 2000 (30.06.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data: 09/343,377 30 June 1999 (30.06.1999) US
- (71) Applicant: HARRIS CORPORATION [US/US]; 1025 West Nasa Blvd., Melbourne, FL 32919 (US).
- (72) Inventor: BOURDEAU, Richard; 1805 Guertin, St Laurent, Québec H4L 4C9 (CA).
- (74) Agent: NIYOGI, Bidyut, K.; Transnational Enterprises, Inc., 95 Bulldog Blvd., Suite 207, Melbourne, FL 32901 (US).
- Published:
— With international search report.
— Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DEVICE AND METHODS FOR FALSE CARRIER LOCK DETECTION IN A RECEIVER



(57) Abstract: A receiver includes a demodulator and a false carrier lock detector circuit for a quadrature amplitude modulated (QAM) signal. The demodulator includes a controllable oscillator and an offset frequency generator for generating an offset frequency for the controllable oscillator to lock to a carrier of the QAM signal. The demodulator is susceptible to false carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or an integer multiple thereof. The receiver further includes the false carrier lock detector circuit including a first detector for detecting consecutive symbols spaced 180° apart, and a second detector for determining whether an intervening sample between the consecutive symbols is outside a pre-determined distance from the origin.

WO 01/01650 A1

DEVICE AND METHODS FOR FALSE CARRIER LOCK DETECTION IN A RECEIVER

The present invention relates to the field of communications, and, more particularly, to radio communications using quadrature amplitude modulation (QAM) signals.

Quadrature amplitude modulation (QAM) is widely used for digital data transmission over radio links. With the applications in inter-active technologies such as Digital TV and the Internet, QAM as a communications technology, will continue to be integrated into consumer electronic devices. Indeed, high definition television (HDTV) signals will be transmitted as compressed digitized data using QAM. QAM transmits data as a sequence of two-dimensional complex symbols, i.e. with both in-phase and quadrature components. Each symbol adopts a specific pre-defined value based upon the data it represents. A set of all of the values available for transmission defines a character set which forms a constellation, when graphically plotted on a two-dimensional basis.

The size and shape of the constellation depends upon the number of discrete values in the set and their spatial location in the constellation. The constellation proposed for use in broadcasting HDTV data contains, e.g., 16, 32 or 64 values.

To receive a QAM signal, a QAM demodulator within a receiver performs the functions of timing recovery, equalization and carrier recovery. Carrier recovery creates a reference carrier for determination of in-phase (i) and quadrature modulated (q) components, both in terms of frequency and phase, such that the received demodulated symbols do not rotate when the carrier is locked. It is the carrier signal that is quadrature modulated by the symbols and then transmitted to the receiver. Carrier recovery must be able to properly function in the presence of varying frequency offsets, drift and/or jitter that often occurs between a QAM transmitter and the receiver.

Through carrier recovery, a carrier frequency offset value is typically translated into a direct current (DC) value or digitized value that is used as a control input to a voltage or numerically controlled oscillator within a phase-locked loop. The output of this oscillator, being locked in frequency and phase to the reference carrier signal, is then used to extract, for example, baseband quadrature modulated information from the received signal.

In a QAM demodulator, a circuit is used to detect that the demodulator is locked, i.e., that the carrier and clock recovery loops are synchronized. This circuit is

often called an Eye Quality Monitor ("EQM"). If it detects that the demodulator is unlocked, then the demodulator enters the acquisition mode and the carrier recovery circuit searches for the right carrier frequency, for example, by the use of a sweep circuit.

5 A carrier recovery circuit for a QAM demodulator is disclosed in the specifications of U.S. Patent No. 5,471,508. The carrier recovery circuit is operated in two modes: an acquisition mode to first attain an initial carrier lock, during which reduced constellation slicing is used; and a tracking (or lock) mode, during which full slicing is used to accurately track variations in frequency and phase that may occur
10 to the carrier while the circuit remains locked.

Detecting the constellation size of a QAM signal is disclosed in the specifications of U.S. Patent No. 5,381,450. The probability density function of a received QAM signal is analyzed to determine the constellation size, e.g., 4, 16, 32, etc.

15 A problem can arise with the standard algorithms in that if the voltage controlled oscillator ("VCO") in the carrier recovery circuit oscillates with an offset frequency of exactly $R_s/4$ (R_s is the Symbol Rate), or a multiple of $R_s/4$, the demodulator would be erroneously declared locked. This is called a false-lock condition. It can occur when the symbol rate of the system is low, so that $R_s/4$ is
20 inside the locking range of the carrier recovery.

A conventional way to perform the EQM function is to examine the received constellation (FIG. 1). The received signal is sampled once per symbol at the optimum sampling instant, and if there are too many non-valid symbols during a certain period, the demodulator is declared unlocked. If the VCO in the carrier
25 recovery oscillates with an offset of exactly $R_s/4$, then the constellation rotates at $R_s/4$. Accordingly, between each sample, it moves by exactly one quadrant and the received symbols are declared valid.

The present invention includes a receiver for a quadrature amplitude modulated (QAM) signal comprising a demodulator for generating, from the QAM signal, received
30 symbols about an origin at a symbol rate, said demodulator comprising a controllable oscillator and an offset frequency generator for generating an offset frequency for said controllable oscillator to lock to a carrier of the QAM signal, characterized in that said demodulator being susceptible to false carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or an integer multiple thereof
35 and a false carrier lock circuit comprising a first detector for detecting consecutive symbols

spaced 180° apart, and a second detector cooperating with said first detector for determining false carrier locking further based upon an intervening sample between the consecutive symbols being outside a predetermined distance from the origin.

The invention also includes a method for detecting false carrier locking of a
5 demodulator for a quadrature amplitude modulated (QAM) signal, the method characterized by the steps of:

generating, from the QAM signal, received symbols about an origin at a symbol rate;

generating an offset frequency for a controllable oscillator of the demodulator
10 to lock to a carrier of the QAM signal, the demodulator being susceptible to false carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or a multiple thereof;

detecting whether consecutive received symbols are spaced 180° apart;
detecting whether an intervening sample between the consecutive received
15 symbols is outside a predetermined distance from the origin; and determining false carrier locking based upon the consecutive received symbols being 180° apart and the intervening sample being outside the predetermined distance from the origin.

An object of the invention to provide accurate carrier recovery for a QAM signal, and to increase the reliability of a QAM demodulator circuit by detecting a false-lock
20 condition.

Advantageously, a receiver for a quadrature amplitude modulated (QAM) signal comprising a demodulator for generating, from the QAM signal, received symbols about an origin at a symbol rate. The demodulator comprises a controllable oscillator and an offset frequency generator for generating an offset frequency for the controllable oscillator to lock
25 to a carrier of the QAM signal. The demodulator is susceptible to false carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or a multiple thereof.

Conveniently, the receiver further includes a false carrier lock circuit comprising a first detector for detecting consecutive symbols spaced 180° apart, and a second detector
30 cooperating with the first detector for determining false carrier locking further based upon an intervening sample between the consecutive symbols being outside a predetermined distance from the origin. Thus, the receiver can determine a false carrier lock condition and re-initialize the carrier locking operation.

The false carrier lock circuit may comprise an output circuit for generating a false-
35 lock signal responsive to the first and second detectors. Such an output circuit preferably

includes at least one logic gate connected to outputs of the first and second detectors, an averager for receiving pulses from the at least one logic gate, and a comparator for comparing an output of the averager to a threshold to generate the false-lock signal.

5 Additionally, the second detector preferably processes samples at twice the symbol rate. Also, the controllable oscillator and offset frequency generator define a locking frequency range so that for relatively low symbol rates, the symbol rate divided by four is within the locking frequency range. The demodulator may include a timing recovery circuit, and the receiver may include a tuner, an analog-digital converter connected between the tuner and the demodulator, and a decoder connected to the demodulator.

10 According to a method aspect of the invention, steps are provided for detecting false carrier locking of a demodulator for a quadrature amplitude modulated (QAM) signal. The steps include generating, from the QAM signal, received symbols about an origin at a symbol rate, and generating an offset frequency for a controllable oscillator of the demodulator to lock to a carrier of the QAM signal. The demodulator is susceptible to false
15 carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or a multiple thereof. Further, the method includes: detecting whether consecutive received symbols are spaced 180° apart; detecting whether an intervening sample between the consecutive received symbols is outside a predetermined distance from the origin; and determining false carrier locking based upon the consecutive received
20 symbols being 180° apart and the intervening sample being outside the predetermined distance from the origin.

The invention will now be described by way of example, with reference to the accompanying drawings in which:

FIG. 1 is a constellation plot illustrating the prior art method of monitoring the
25 received QAM signal.

FIG. 2 is a simplified schematic diagram of a receiver including a false carrier lock detector.

FIG. 3 is a more detailed schematic diagram of a false carrier lock detector as shown in FIG 2; and

30 FIGS. 4 and 5 are constellation plots illustrating the method.

The invention is directed to a false carrier lock detector for a QAM demodulator circuit and associated methods which detect that the constellation rotates at $R_s/4$ (or a multiple of $R_s/4$) and that the QAM demodulator circuit is falsely locked. The basic
35 components of a receiver 10 including a false carrier lock detector in accordance with the

present invention will now be described with reference to FIGS. 2 and 3. The receiver 10 includes a tuner 12 and an analog-digital converter 14 for initial processing of a received QAM signal. The receiver 10 also includes a demodulator 16 and a decoder 18 for subsequent processing and outputting of the information of the received QAM signal.

5 The demodulator 16 generates, from the QAM signal, received symbols about an origin at a symbol rate. A typical demodulator 16 includes a carrier recovery circuit 22 and a timing recovery circuit 24. As is conventional, the timing circuit 24 generates clock pulses to ensure that sampling occurs at a predetermined rate, e.g. the symbol rate. Furthermore, the carrier recovery circuit 22 performs carrier recovery through a phase-locked loop (PLL) in
10 which a reference carrier is generated for use in de-rotating incoming symbols.

The carrier recovery circuit 22 includes a controllable oscillator 26, such as a voltage controlled oscillator (VCO), and an offset frequency generator 28 for generating an offset frequency for the controllable oscillator 26 to lock to a carrier of the QAM signal. Unfortunately, the demodulator 16 is susceptible to false carrier locking responsive to the
15 offset frequency being substantially equal to the symbol rate (R_s) divided by four ($R_s/4$), or an integer multiple thereof. The controllable oscillator 26 and offset frequency generator 28 define a locking frequency range. The false carrier locking can occur when the symbol rate is relatively low, so that $R_s/4$ is within the locking frequency range.

Therefore, the receiver 10 includes a false carrier lock detector 20 to detect a false-lock
20 condition of the demodulator 16. The false carrier lock detector 20 of the invention samples the constellation at twice the symbol rate. In the normal case, when the constellation is not rotating, if two consecutive received symbols are 180° apart, the sample taken between the two symbols will be close to the origin. This is shown in FIG. 4, where A and C indicate the two consecutive symbols, and X represents the intervening sample which is illustratively
25 inside the window W around the origin. When the constellation is rotating at $R_s/4$ or an integer multiple thereof, however, if two consecutive received symbols A' and B' are 180° apart, the intervening sample X' taken between the two symbols will not be close to the origin, as shown in FIG. 5. Instead the intervening sample X' will be outside the window W.

Referring again more particularly to FIG. 3, in the false carrier lock detector 20, the I
30 and Q baseband signals coming from the demodulator 16 are applied to a 180° detector circuit 30 that detects that two consecutive symbols are 180° apart.

Also, the I and Q baseband signals are applied to a second or near origin detector circuit 32 that detects whether an intervening sample is inside a window around the origin. If two consecutive symbols A' and B' are 180° apart and the intervening sample X' is not
35 close to the origin (FIG. 5), a pulse is presented at the output of a logic gate 34, for example,

an AND gate with an inverted input coupled to the near origin detector 32. Those pulses are counted or integrated over a predetermined time by an averaging circuit or averager 36. If the output of the averager 36 is higher than a predetermined threshold, a false-lock condition is indicated as an output at the output of the averager 36 comparator circuit 38.

5 The averager 36 and the comparator 38 can be either digital or analog, and the averager may include an RC lowpass filter. The false lock detector 20 of the present invention can be used for any QAM modulation, e.g., 4, 16, 32, 64, 128, or 256 QAM.

According to a method aspect of the invention, steps are provided for detecting false carrier locking of the demodulator 16. The steps include generating, from the QAM signal, 10 received symbols about an origin at a symbol rate, and generating an offset frequency for a controllable oscillator 26 of the demodulator 16 to lock to a carrier of the QAM signal. As discussed above, the demodulator 16 is unfortunately susceptible to false carrier locking responsive to the offset frequency being substantially equal to $R_s/4$ or an integer thereof.

Also, the method includes the step of processing samples at twice the symbol rate. 15 Further, the method includes: detecting whether consecutive received symbols are spaced 180° apart; detecting whether an intervening sample between the consecutive received symbols is outside a predetermined distance from the origin; and determining false carrier locking based upon the consecutive received symbols A' and B' being 180° apart and the intervening sample X' being outside the predetermined distance an window W' from the 20 origin, as illustrated in FIG. 5.

The method may include the step of generating a false-lock signal based upon the false carrier locking determination. Referring to FIG. 3, generating this false-lock signal preferably includes the steps of: generating pulses based upon the consecutive received symbols being 180° apart and the intervening sample being outside the predetermined 25 distance from the origin; generating an average of the pulses over a predetermined time; and comparing the average with a threshold to generate the false-lock signal.

The receiver 10 including the false locking detector circuit 20 and can be used for a wide range of radio frequency ranges, and is particularly beneficial for microwave radio frequencies.

30 A receiver includes a demodulator and a false carrier lock detector circuit for a quadrature amplitude modulated (QAM) signal. The demodulator includes a controllable oscillator and an offset frequency generator for generating an offset frequency for the controllable oscillator to lock to a carrier of the QAM signal. The demodulator is susceptible to false carrier locking responsive to the offset frequency being substantially equal to the 35 symbol rate divided by four or an integer multiple thereof. The receiver further includes the

false carrier lock detector circuit including a first detector for detecting consecutive symbols spaced 180° apart, and a second detector for determining whether an intervening sample between the consecutive symbols is outside a predetermined distance from the origin.

CLAIMS:

1. A receiver for a quadrature amplitude modulated (QAM) signal comprising a demodulator for generating, from the QAM signal, received symbols about an origin at a symbol rate, said demodulator comprising a controllable oscillator and an offset frequency
5 generator for generating an offset frequency for said controllable oscillator to lock to a carrier of the QAM signal, characterized in that said demodulator being susceptible to false carrier locking responsive to the offset frequency being substantially equal to the symbol rate divided by four or an integer multiple thereof and a false carrier lock circuit comprising a first detector for detecting consecutive symbols spaced 180° apart, and a second detector
10 cooperating with said first detector for determining false carrier locking further based upon an intervening sample between the consecutive symbols being outside a predetermined distance from the origin.
2. A receiver as claimed in Claim 1 characterized in that said false carrier lock circuit comprises an output circuit for generating a false lock signal responsive to said first
15 and second detectors, in which said output circuit comprises at least one logic gate connected to outputs of said first and second detectors, an averager for receiving pulses from said at least one logic gate, and a comparator for comparing an output of said averager to a threshold to generate the false lock signal, and said second detector processes samples at twice the symbol rate.
- 20 3. A receiver as claimed in Claim 1 characterized in that said controllable oscillator and offset frequency generator define a locking frequency range so that for relatively low symbol rates, the symbol rate divided by four is within the locking frequency range, and said demodulator further comprises a timing recovery circuit.
4. A receiver as claimed in Claim 1 characterized in that a tuner an analog-
25 digital converter connected between said tuner and said demodulator; and a decoder connected to said demodulator.
5. A receiver for a quadrature amplitude modulated (QAM) signal comprising a demodulator for generating, from the QAM signal, received symbols about an origin at a symbol rate, characterized in that a false carrier lock circuit comprising a first detector for
30 detecting consecutive symbols spaced 180° apart, and a second detector cooperating with said first detector for determining false carrier locking of said demodulator further based upon an intervening sample between the consecutive symbols being outside a predetermined distance from the origin, in which said false carrier lock circuit comprises an output circuit for generating a false lock signal responsive to said first and second detectors.
6. A receiver as claimed in Claim 5 characterized in that said output circuit

comprises at least one logic gate connected to outputs of said first and second detectors, an averager for receiving pulses from said at least one logic gate, and a comparator for comparing an output of said averager to a threshold to generate the false lock signal.

7. A receiver as claimed in to Claim 5 characterized in that said demodulator
5 comprises a controllable oscillator and an offset frequency generator for generating an offset frequency for said controllable oscillator to lock to a carrier of the QAM signal; and wherein said controllable oscillator and offset frequency generator define a locking frequency range so that for relatively low symbol rates, the symbol rate divided by four is within the locking frequency range.

8. A false carrier lock circuit for a quadrature amplitude modulated (QAM)
signal comprising a first detector for detecting consecutive received symbols of the QAM
signal being 180° spaced apart, a second detector for determining whether an intervening
sample between the consecutive received symbols is outside a predetermined distance from
5 an origin, characterized in that said first and second detectors cooperating to detect false
carrier locking based upon the consecutive received symbols being 180° apart and the
intervening sample being outside the predetermined distance from the origin, including an
output circuit for generating a false lock signal responsive to said first and second detector.

9. A receiver including a false carrier lock circuit as claimed in Claim 8
10 characterized in that said output circuit comprises, at least one logic gate connected to
outputs of said first and second detectors, an averager for receiving pulses from said at least
one logic gate, a comparator for comparing an output of said averager to a threshold to
generate the false lock signal, in which said second detector processes samples at twice the
symbol rate, said first detector and said near origin detector each receive I and Q baseband
15 signals generated from the QAM signal.

10. A method for detecting false carrier locking of a demodulator for a quadrature
amplitude modulated (QAM) signal, the method characterized by the steps of:

generating, from the QAM signal, received symbols about an origin at a
symbol rate;

20 generating an offset frequency for a controllable oscillator of the demodulator
to lock to a carrier of the QAM signal, the demodulator being susceptible to false carrier
locking responsive to the offset frequency being substantially equal to the symbol rate
divided by four or a multiple thereof;

detecting whether consecutive received symbols are spaced 180° apart;
25 detecting whether an intervening sample between the consecutive received
symbols is outside a predetermined distance from the origin; and determining false carrier

locking based upon the consecutive received symbols being 180° apart and the intervening sample being outside the predetermined distance from the origin.

11. A method as claimed in Claim 10 characterized by the step of generating a false lock signal based upon the false carrier locking determination, in which the step of generating a false lock signal comprises the steps of generating pulses based upon the consecutive received symbols being 180° apart and the intervening sample being outside the
5 predetermined distance from the origin, generating an average of the pulses over a predetermined time, comparing the average with a threshold to generate the false lock signal, and including the step of sampling the symbols at twice the symbol rate.

12. A method for detecting false carrier locking for a quadrature amplitude modulated (QAM) signal, the method characterized by the steps of detecting whether
10 consecutive received symbols of the QAM signal are spaced 180° apart, detecting whether an intervening sample between the consecutive received symbols is outside a predetermined distance from an origin, determining false carrier locking based upon the consecutive received symbols being 180° apart and the intervening sample being outside the
predetermined distance from the origin, including the step of generating a false lock signal
15 based upon the false carrier locking determination.

1/4




FIG. 1
PRIOR ART

2/4




FIG. 2






FIG. 3



INTERNATIONAL SEARCH REPORT

International Application No.
PCT/US 00/18103

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H04L27/38

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, INSPEC, COMPENDEX, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4 079 329 A (ENGLAND JON D ET AL) 14 March 1978 (1978-03-14) column 8, line 40 - line 62	1-12
A	EP 0 768 783 A (LORAL AEROSPACE CORP) 16 April 1997 (1997-04-16) column 2, line 57 -column 3, line 13	1-12
A	SAITO Y ET AL: "256 QAM MODEM FOR HIGH CAPACITY DIGITAL RADIO SYSTEM" IEEE TRANSACTIONS ON COMMUNICATIONS, vol. COM-34, no. 8, August 1986 (1986-08), pages 799-805, XP000758524 New York, USA ISSN: 0090-6778 page 804, left-hand column	1-12

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"A" document member of the same patent family

Date of the actual completion of the international search

30 October 2000

Date of mailing of the international search report

07/11/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Orozco Roura, C

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inter. Appl. No.

PCT/US 00/18103

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4079329 A	14-03-1978	NONE	
EP 0768783 A	16-04-1997	US 5898737 A	27-04-1999
		AU 720461 B	01-06-2000
		AU 6578096 A	24-04-1997
		BR 9605144 A	07-07-1998
		CA 2184306 A	17-04-1997
		JP 9181789 A	11-07-1997